MIPS

Tiger in Stratego -- Compilation by Program Transformation
The MIPS architecture is a family of RISC computer architectures designed by MipsTechnologies.

The SpimSimulator can be used to simulate MIPS assembly language programs.

To learn more about the MIPS instruction sets consult the following tutorials

Overlays for the MIPS Instruction Set

Module MIPS defines OverlayDefinitions for the MIPS instruction set to be used in the specification of the IR2ASM component of the TigerCompiler, which translates IntermediateRepresentation to ASM assembly code. Using the overlays ASM expressions can be written concisely. Note that the overlays CallerSavedRegisters and CallerSavedRegisters are used to indicate to the register allocator that these register sets may be used or defined by certain expressions. These and other register sets are defined in module MIPS-registers.r (see below).

Moved Permanently

The document has moved here.


Apache/2.2.8 (Unix) DAV/2 mod_ssl/2.2.8 OpenSSL?/0.9.8g mod_python/3.3.1 Python/2.4.4 PHP/5.2.6 SVN/1.4.6 Server at www.stratego-language.org Port 80

MIPS Registers

Moved Permanently

The document has moved here.


Apache/2.2.8 (Unix) DAV/2 mod_ssl/2.2.8 OpenSSL?/0.9.8g mod_python/3.3.1 Python/2.4.4 PHP/5.2.6 SVN/1.4.6 Server at www.stratego-language.org Port 80

-- EelcoVisser - 15 Sep 2002
-- EelcoVisser - 04 Dec 2001


CompilerComponent

Hpc.MIPS moved from Hpc.MipsArchitecture on 04 Dec 2001 - 21:38 by EelcoVisser